		NOT NOT LOOK		
FORM PTO-1390 (REV 10-94)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK	i e		
TRANSMITTAL LETT	10873.589USWO			
DESIGNATED/ELEC				
CONCERNING A FI				
		U.S APPLICATION NO (If known, see 37 CFR 15) Unknown Q / 700940		
INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED		
PCT/JP00/01794	March 23, 2000	March 24, 1999		
TITLE OF INVENTION				
LSI LAYOUT METHOD				
APPLICANT(S) FOR DO/EO/US				
SAKIYAMA et al.				
Applicant herewith submits to the United Stat	es Designated/Elected Office (DO/EO/US) the fo	ollowing items and other information:		
3. [X] This express request to begin national examination until the expiration of the samination of the International Application a. [X] is transmitted herewith (required, as the samination of the International Application of the Internation of the Internation of the Internation	QUENT submission of items concerning a filing of examination procedures (35 U.S.C. 371(f)) at a see applicable time limit set in 35 U.S.C. 371(b) at an applicable time limit set in 35 U.S.C. 371(b) at an applicable time limit set in 35 U.S.C. 371(b) at an applicable time limit set in 35 U.S.C. 371(b) at an application was filed (35 U.S.C. 371(c)(2)) uired only if not transmitted by the International International Bureau. application was filed in the United States Receiving polication into English (35 U.S.C. 371(c)(2)). The ernational Application under PCT Article 19 (35 the (required only if not transmitted by the International by the International Bureau. The owever, the time limit for making such amendmental not be made. To the claims under PCT Article 19 (35 U.S.C. 3 arts) (35 U.S.C. 371 (c)(4)). The International Preliminary Examination Report	any time rather than delay and PCT Articles 22 and 39(1). Oth month from the earliest claimed priority date. Bureau). Ing Office (RO/US) U.S.C. 371(c)(3)) Itional Bureau). In the earliest claimed priority date.		
tems 11. to 16. below concern document(s) i. [] An Information Disclosure State	ment under 37 CFR 1.97 and 1.98.			
2. [X] An assignment document for recording	ng. A separate cover sheet in compliance with 37	CFR 3.28 and 3.31 is included.		
3. [] A FIRST preliminary amendmen [] A SECOND of SUBSEQUENT				
4. [] A substitute specification.				
5. [] A change of power of attorney as	nd/or address letter.			
5. [X] Other items or information: PCT/IB/304; International Serch Report				

1		· · · · · · · · · · · · · · · · · · ·			21 NOV 2000
Unknown 09	vn, see 37 CFR 1 5)	PCT/JP00/01794	10	ATTORNEY'S DOCKET NUMBER 10873.589USWO	
17. [X] The following		L		CALCULATIONS P	TO USE ONLY
B.	FEE (37 CFR 1.492(a) (1)-(s been prepared by the EPO c		\$860.00		
	minary examination fee paid (1))				
	reliminary examination fee p earch fee paid to USPTO (37				
	al preliminary examination f th fee (37 CFR 1.445(a)(3)) p	•	\$1000.00		
	ninary examination fee paid sfied provisions of PCT Artic	cle 33(2)-(4)			
		RIATE BASIC FEE		\$860.00	
months from the earlies	or furnishing the oath or decl t claimed priority date (37 C		30	\$	
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE		
Total claims	4 -20=	0	X \$18.00	\$0	
Independent claims	1-	0	X \$80.00	\$0	
25.7	ENT CLAIM(S) (if applicable	*	+ \$270.00	\$0	
A Reserved to the second secon		OF ABOVE CALCU	LATIONS =	\$860.00	
	ing by small entity, if application filed (Note 37 CFR 1.9, 1.27			\$0	
### ### ###		SU	JBTOTAL =	\$860.00	
Processing fee of \$130.00 for furnishing the English translation later than [] 20 [] 30			\$0		
a= à 1.		TOTAL NATIO	NAL FEE =	\$860.00	,
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +				\$40.00	7
±0.00 ±0.00 ±0.00		TOTAL FEES EN	NCLOSED =	\$900.00	
	<u></u>			Amount to be: refunded	\$0
				charged	\$0
a. [X] Check(s) in the amount of \$860.00 and \$40.00 to cover the above fees is enclosed.					
b. [] Please charge my Deposit Account No in the amount of \$ to cover the above fees. A duplicate copy of this sheet is enclosed.					
 c. [X] The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 13-2725. 					
	NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.				
SEND ALL CORRESPONDENCE	то			1/1	DIL
Douglas P. Mueller MERCHANT & GOU	JLD			SIGNATURE	/[/ ·
P.O. Box 2903					Douglas P. Mueller
Minneapolis, MN 55402-0903				NAME	20.200
				REGISTRATION NUM	30,300 MBER

20

25

30

35

9/PRTS

09/700946 528 Rec'd PST/PTO 21 NOV 2000

DESCRIPTION

LSI LAYOUT METHOD

5 TECHNICAL FIELD

This invention relates to a method for stabilizing the power supply in the LSI design using automatic arrangement wiring of standard cells.

BACKGROUND ART

10 In the

In the last few years, in accordance with the power increasingly consumed by LSI, LSI tends to generate increased power supply noise. Furthermore, due to the market demand to promote electric power saving, LSI with lower voltage also has been developed. With this development, an operating margin against power supply noise in LSI internal circuits tends to be degraded.

There is a fear that such an increase in power supply noise of LSI may have negative effects on LSI internal circuits. Examples of such negative effects are: (1) deterioration of operating speed, (2) malfunction of circuits, and (3) system malfunction caused by EMI (Electro Magnetic Interference) noise.

For suppression of noise generated from LSI, it has been common to use a method of arranging a power supply capacity inside LSI. This is because the insertion of power supply capacity makes it possible to reduce the alternating current impedance of power supply and to suppress high-frequency noise.

Furthermore, JP5-21711A discloses a method for stabilizing a power supply, which is achieved by arranging the power supply capacity into sections where functional circuits of LSI do not exist. In addition, JP5-283615A discloses a method of efficiently adding power supply capacity by using capacitance between a power supply and an aluminum wire in LSI.

Generally, in using CMOS (Complementary Metal-Oxide Semiconductor) integrated circuits, a charge-discharge current is generated toward load capacity when switching takes place. FIG. 9 illustrates a circuit diagram of a general CMOS integrated circuit. FIG. 9 illustrates a PMOS (P-channel MOS) transistor switch 91, a NMOS (N-channel MOS) transistor switch 92, a ground electrode 93, a power supply capacitor 94, a load capacitor 95, a power supply (Vdd) pad 96, a power supply (Vss) pad 97, a charge current 98, and a parasitic inductor 99.

With reference to FIG. 9, when the PMOS (P-channel MOS) transistor switch 91 is turned on, the charge current 98 (Ivdd) flows from the power supply to the load capacitor 95. When the NMOS (N-channel MOS) transistor switch 92 is

10

15

20

25

30

35

turned on, a discharge current to the ground electrode 93 is generated.

The power supply capacitor 94 has accumulated charge energy. The arrangement of the power supply capacitor 94 into the CMOS integrated circuit makes it possible to provide an electric current (Ic) also from the power supply capacitor 94 in addition to the electric current (Ivdd) supplied from the power supply pad 96. Therefore, the variation of current supply from the power supply (Vdd) pad 96 can be controlled.

However, with the increased development of miniature semiconductor integrated circuits in the last few years, the use of an inductor element (L) of an aluminum wire inside LSI tends to increase. Moreover, in using a general CMOS circuit, the parasitic inductor 99 is generated, and this causes power supply noise. More specifically, the power supply noise (ΔV) can be expressed as:

$$\Delta V = L \times di / dt \qquad (Formula 1)$$

In the formula 1, di / dt represents a variation of electric current. It is clear from Formula 1 that an effective approach for reduction of power supply noise (ΔV) is either to reduce the variation of electric current (di / dt) or to reduce the parasitic inductor element L. In other words, the parasitic inductor element L increases in proportion to the length of the aluminum wire, so that it is effective to shorten the power supply line on which a current change takes place.

However, in the conventional method described above, the aluminum wire extending from the switched CMOS gate circuit to the power supply capacity was relatively long, so that the power supply inductor element from the power supply capacity to the switching circuit was increased largely. Therefore, it was difficult to achieve sufficient effectiveness for reduction of power supply noise.

DISCLOSURE OF THE INVENTION

In order to solve the above mentioned problems, it is an object of the present invention to provide a LSI layout method for the LSI design of standard cell type, by which sufficient noise suppression as well as sufficient stabilization of the power supply can be achieved.

To achieve this purpose, the present invention provides a LSI layout method for the LSI design by automatic arrangement wiring of standard cells, characterized in that power supply capacitor cells are provided as one of the standard cells in addition to logic gate cells provided as one of the standard cells; the capacitance value of the power supply capacitor cells is determined so as to correspond to the drive load capacity value of the logic gate cells to which the power supply capacitor cells are to be arranged; and the power supply capacitor

10

15

20

25

30

35

cells are arranged in the vicinity of the logic gate cells.

According to this configuration, the power supply capacitor cells are arranged in the vicinity of the logic gate cells with optimal capacitance values corresponding to the load capacity of the logic gate cells. Thus, noise caused by parasitic inductors can be prevented from increasing, and the power supply noise element can be reduced.

Additionally, in the LSI layout method of the present invention, the capacitance value of the power supply capacitor cells is preferably determined to be substantially twice as large as the drive load capacity value of the logic gate cells. If the capacitance value is determined to be about twice as large as the total load capacity of the logic gate standard cells, the power supply noise can be suppressed to about 1/10 or less of the power supply voltage.

Moreover, in the LSI layout method of the present invention, the power supply capacitor cells preferably are arranged in the vicinity of the logic gate cells, which change simultaneously with clock synchronization. By arranging the power supply capacitor cells in the vicinity of the clock-synchronous logic gates, an area loss can be minimized and the power supply noise can be suppressed efficiently.

Next, to achieve this purpose, the present invention provides a LSI layout method for the LSI design using automatic arrangement wiring of standard cells, characterized in that power supply capacitor cells are provided as one of the standard cells, and that the power supply capacitor cells are arranged in spaces of each block where standard cells are not arranged by automatic arrangement wiring.

According to this configuration, the power supply capacitor is arranged in spaces of each circuit block where standard cells are not arranged (dead space). Thus, the output impedance of power supply can be reduced without increasing the block area, and the power supply noise can be reduced.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of LSI;

FIG. 2 is a wiring diagram of a block formed by automatic arrangement wiring;

FIG. 3 is a wiring diagram formed by automatic arrangement wiring, provided with power supply capacitor cells in Embodiment 1 of the LSI layout method of the present invention;

FIG. 4 is a diagram for explanation of deciding the optimal power supply

10

15

20

25

30

35

capacity in Embodiment 1 of the LSI layout method of the present invention;

FIG. 5 is an illustrative view of a power supply capacitor in a CMOS semiconductor integrated circuit.

- FIG. 6 is an illustrative view of a CTS designed circuit;
- FIG. 7 is an illustrative view of a block layout formed by automatic arrangement wiring using conventional standard cells;
 - FIG. 8 is an illustrative view of a block layout formed by automatic arrangement wiring using standard cells in Embodiment 2 of the LSI layout method of the present invention; and
- FIG. 9 is a block diagram of a conventional CMOS integrated circuit.

BEST MODE FOR CARRYING OUT THE INVENTION Embodiment 1

Hereinafter, a first embodiment of the LSI layout method of the present invention will be described with reference to the accompanying drawings. FIG. 1 is a general LSI block diagram; FIG. 2 is a wiring diagram of Block A formed by automatic arrangement wiring; and FIG. 3 is a wiring diagram formed by automatic arrangement wiring, provided with power supply capacitor cells according to the first embodiment of the LSI layout method of the present invention.

FIG. 1 illustrates LSI 1 and circuit blocks 11 to 13 in a block layout using standard cells. As illustrated in FIG. 2, each block is composed of standard cells, and each block is arranged in a rectangular form. The present invention is characterized in that standard cells 22 composed of merely power supply capacitors are prepared in advance as standard cells. The power supply capacitor standard cells 22 are arranged in accordance with the load capacity of each logic gate standard cell 21, as illustrated in FIG. 3, in the vicinity of logic gate standard cells 21.

Here, the term "vicinity" indicates that the power supply capacitor standard cells 22 are placed adjacent to the respective logic gate standard cells 21, which are used for driving load, and that they are arranged on the same power supply lines. Therefore, when the power supply capacitor standard cells are arranged on different power supply lines, regardless of the closeness of both cells, it is not regarded as being placed in the "vicinity".

Since the power supply capacitor standard cells 22 are arranged in the vicinity of the logic gate standard cells 21, a charge current toward a load capacity generated when each logic gate standard cell is switching can be provided for the

10

15

20

25

30

35

most part from the power supply capacitor placed in the vicinity, so that the power supply noise indicated as the power supply inductor element L in Formula 1 can be reduced.

It is generally known that if power supply noise (ΔV) is determined to be about twice as large as the total load capacity of the logic gate standard cells 21, ΔV can be suppressed to about 1/10 or less of the power supply voltage (Vdd). (P. Larsson, "di/dt Noise in CMOS Integrated Circuits.", Analog Integrated Circuits and Processing, An International Journal Vol. 14, pp.113-129, 1997.)

Furthermore, the fact that the noise is 1/10 or less of the power supply voltage means that, seen from another perspective, the noise corresponds to about 1/2 of the voltage value of a CMOS threshold voltage. Thus, the suppression of the power supply noise to 1/2 of the threshold voltage becomes a particularly significant element for securing reliability in LSI operations.

Specifically, as illustrated in FIG. 4 as a cell composition of standard cell type, at the time when an automatic arrangement is executed, drive load capacity of each logic gate (C1+C2) is estimated, and a power supply capacitor standard cell 21 having power supply capacity Cd of at least twice as much as the drive load capacity of each logic gate is placed in the vicinity of each logic gate. In other words, the power supply capacitor standard cell 21 is placed so as to satisfy Cd > 2 (C1+C2). This arrangement assures that the power supply noise (Δ V) can be suppressed to at least 1/10 of the power supply voltage in the respective logic gate circuit. As a result, the peak value of the power supply noise in the LSI as a whole can be certified.

As for the structure of the power supply capacitor, an optimal configuration in a CMOS semiconductor integrated circuit is illustrated in FIG. 5. More specifically, in a p-sub wafer, a n-well is fixed to Vss and a polysilicon gate electrode is fixed to Vdd. The potential of the gate electrode is determined to be forward bias against the n-well, so that depletion layer capacitance is not produced. Therefore, in spite of its small area, a power supply capacitor having a large capacitance value can be realized.

On the other hand, the arrangement of the power supply capacitor standard cells 22 to all the logic gates creates a large area loss. Furthermore, the power supply noise reaches its peak value when a plurality of logic gates switch simultaneously. Generally, in LSI which operates according to a complete clock-synchronous pattern, a large number of logic gates switch when the clock starts. This is because all the DFF (D Flip-Flop) are designed to operate at the start of the clock. Moreover, with the acceleration of LSI in recent years, the reduction of

clock skew is desired.

5

10

15

20

25

30

35

With the foregoing background in mind, a design technique called CTS (Clock tree Synthesis) is more and more standardized. This method is one of those methods that can adjust timing so that phases of all the DFF operations become the same. This timing adjustment can be executed by inverter delays in view of wiring delays. FIG. 6 illustrates a typical example of a LSI design using the CTS method. In FIG. 6, DFF standard cells 23 and inverter standard cells 24 are illustrated. The clock phases of all the DFF standard cells can be adjusted to become the same by changing the size etc. of the inverter according to the load capacity, or by adjusting the number of stage of the inverter delays and so forth.

As a result of the high precision achieved by the CTS method, all the DFF now execute switching simultaneously. The problem of power supply noise is most crucial in such a case. Therefore, in view of the balance to be attained between the area reduction of LSI as a whole and the noise suppression effects, the most effective way is to use the above CTS method only for synchronous type logic gates (DFF gates or inverter gates used for CTS etc.) in arranging the power supply capacitor standard cells 22.

According to the first embodiment described above, power supply capacitor cells are newly prepared in the conventional LSI layout method using standard cells, and the power supply capacitor cells with an optimal capacitance value corresponding to the load capacity of logic gate cells are arranged in the vicinity of the logic gate cells. As a result, power supply noise caused by parasitic inductors can be prevented from increasing, and the power supply noise element can be reduced. Furthermore, when the above method is applied only to clock-synchronous type logic gates, the area loss can be kept to a minimum, and the power supply noise can be suppressed efficiently.

Embodiment 2

Next, a second embodiment of the LSI layout method of the present invention will be described with reference to the accompanying drawings. FIG. 7 is a block layout formed by automatic arrangement wiring using conventional standard cells. As illustrated in FIG. 7, the conventional configuration allows dead spaces 71 to exist, which are empty spaces in blocks where standard cells are not arranged. This is due to the following reason. Each block is composed of a plurality of power supply lines on which standard cells are arranged. Since each power supply line is provided with a different number of standard cells, the width of the block in each power supply line differs accordingly, producing these dead

10

15

20

25

30

35

spaces. In the second embodiment, as illustrated in FIG. 8, the power supply capacitor standard cells 22 are arranged in these dead spaces 71. Accordingly, the power supply capacitor cells can be arranged efficiently without changing the conventional configuration of the block 11 and the total block area.

Generally, as the power supply capacitor becomes larger, the output impedance of the power supply is reduced. Therefore, to suppress power supply noise effectively, it is advantageous to arrange as many power supply capacitor cells as possible. On the other hand, the block area is physically limited. The second embodiment makes it possible to add power supply capacitor cells without enlarging the total block area. This embodiment can be realized easily by preparing the power supply capacitor cells 22 as standard cells, calculating the possible number of the power supply capacitor cells 22 to be arranged based on the width of the dead spaces of the power supply and the width of the power supply capacitor cells 22 as possible.

According to the second embodiment described above, the power supply capacitor cells 22 are newly prepared, and the power supply capacitor cells 22 are arranged as much as possible in the dead spaces 71, which always existed in each circuit block when automatic arrangement wiring was executed by the conventional method. As a result, the output impedance of power supply can be reduced without enlarging the total block area, and the power supply noise can be reduced effectively.

Semiconductor integrated circuits designed with the use of this method have the advantages of generating less power supply noise and preventing malfunction of circuits from occurring and so forth. Therefore, by applying this semiconductor integrated circuit to various systems and devices, systems and devices with improved quality can be provided.

Moreover, the embodiments described above are only examples of the present invention and do not limit the present invention thereto. The subject matter of the present invention is only limited by claims.

INDUSTRIAL APPLICABILITY

According to the LSI layout method of the present invention described above, in the conventional LSI design using standard cells, power supply capacitor cells with an optimal capacitance value corresponding to the load capacity of logic gate cells are arranged in the vicinity of the logic gate cells. Thus, compared with the conventional LSI layout method, the L-Element of wires in the power supply

can be reduced, so that the power supply noise can be suppressed effectively.

Furthermore, the LSI layout method of the present invention is applied only to logic gates of clock-synchronous type, so that the area loss can be kept to a minimum, and the power supply noise can be suppressed efficiently.

In addition, according to the LSI layout method of the present invention, power supply capacitor cells are arranged in dead spaces which were already available in each circuit block. This configuration enables the reduction of output impedance of power supply without enlarging the total block area and also the reduction of power supply noise.

5

20

CLAIMS

- 1. A LSI layout method for a LSI design by automatic arrangement wiring of standard cells, comprising the operations of:
- 5 providing power supply capacitor cells as one of the standard cells in addition to logic gate cells provided as standard cells,

determining a capacitance value of the power supply capacitor cells so as to correspond to a drive load capacity value of the logic gate cells to which the power supply capacitor cells are to be arranged, and


- arranging the power supply capacitor cells in the vicinity of the logic gate cells.
 - 2. The LSI layout method according to claim 1, wherein the capacitance value of the power supply capacitor cells is determined to be substantially twice as large as the drive load capacity value of the logic gate cells.
 - 3. The LSI layout method according to claim 1, wherein the power supply capacitor cells are arranged in the vicinity of the logic gate cells which change simultaneously with clock synchronization.
 - 4. A LSI layout method for a LSI design by automatic arrangement wiring of standard cells, comprising the operations of:

providing power supply capacitor cells as one of the standard cells, and arranging the power supply capacitor cells in spaces of each block where standard cells are not arranged by the automatic arrangement wiring.


10

ABSTRACT

A LSI layout method for the LSI design of standard cell type is provided, by which sufficient noise suppression of power supply noise as well as sufficient stabilization of power supply can be realized. Power supply capacitor cells are provided as one of the standard cells in addition to logic gate cells provided as one of the standard cells. Next, the capacitance value of the power supply capacitor cells is determined so as to correspond to the drive load capacity value of the logic gate cells, and the power supply capacitor cells are arranged in the vicinity of the respective logic gate cells.



F | G. 1



F I G. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9

The specification of which a.
is attached hereto

MERCHANT & GOULD P.C.

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: LSI LAYOUT METHOD

b. was filed on	as application serial no	o and was ame	nded on		
(if applicable) (in the case of a PCT-filed application) described and claimed in international no. PCT/JP00/01794 filed on March 23.					
2000 and as amended on (if any), which I have reviewed and for which I solicit a United States patent.					
I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56 (attached hereto). I hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:					
 a. no such applications have been filed. b. such applications have been filed as follows: 					
FOREIGN APPLICATION(S), IF ANY, CLAIMING PRIORITY UNDER 35 USC § 119					
COUNTRY	APPLICATION NUMBER	DATE OF FILING	DATE OF ISSUE (day, month, year)		
	11.00000	(day, month, year)	(day, montu, year)		
Japan	11-079927	24 March 1999			
ALL FOREIGN APPLICATION(S), IF ANY, FILED BEFORE THE PRIORITY APPLICATION(S)					
COUNTRY	APPLICATION NUMBER	DATE OF FILING	DATE OF ISSUE		
		(day, month, year)	(day, month, year)		

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. APPLICATION NUMBER	DATE OF FILING (day, month, year)	STATUS (patented, pending, abandoned)

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

U.S. PROVISIONAL APPLICATION NUMBER	DATE OF FILING (Day, Month, Year)		

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

		D 37 40 404	77 1 -11- A 1 337	Dog No. 21 525
	Albrecht, John W.	Reg. No. 40,481	Kowalchyk, Alan W.	Reg. No. 31,535, Reg. No. 36,848
	Ali, M. Jeffer	Reg. No. 46,359	Kowalchyk, Katherine M.	
	Anderson, Gregg I.	Reg. No. 28,828	Lacy, Paul E.	Reg. No. 38,946
	Batzli, Brian H.	Reg. No. 32,960	Larson, James A.	Reg. No. 40,443
	Beard, John L.	Reg. No. 27,612	Liepa, Mara E.	Reg. No. 40,066
	Berns, John M.	Reg. No. 43,496	Lindquist, Timothy A.	Reg. No. 40,701
	Black, Bruce E.	Reg. No. 41,622	Lycke, Lawrence E.	Reg. No. 38,540
	Branch, John W.	Reg. No. 41,633	McAuley, Steven A.	Reg. No. 46,084
	Bremer, Dennis C.	Reg. No. 40,528	McDonald, Daniel W.	Reg. N o. 32,04 4
	Bruess, Steven C.	Reg. N o. 34,130	McIntyre, Jr., William F.	Reg. No. 44,921
	Byrne, Linda M.	Reg. No. 32,404	Mueller, Douglas P.	Reg. No. 30,300
	Campbell, Keith	Reg. No.P-46.597.	Pauly, Daniel M.	Reg. No. 40,123
	Carlson, Alan G.	Reg. No. 25,959	Phillips, Bryan K.	Reg. No. P-46,990
,	Caspers, Philip P.	Reg. No. 33,227	Phillips, John B.	Reg. No. 37,206
~ 10	Chiapetta, James R.	Reg. No. 39,634	Plunkett, Theodore	Reg. No. 37,209
\mathcal{J}	Clifford, John A.	Reg. No. 30,247	Prendergast, Paul	Reg. No. 46,068
/}	Daignault, Ronald A.	Reg. No. 25,968	Pytel, Melissa J.	Reg. No. 41,512
	Daley, Dennis R.	Reg. No. 34,994	Qualey, Terry	Reg. No. 25,148
	Dalglish, Leslie E.	Reg. No. 40,579	Reich, John C.	Reg. No. 37,703
	Daulton, Julie R.	Reg. No. 36,414	Reiland, Earl D.	Reg. No. 25,767
	DeVries Smith, Katherine M.	Reg. No. 42,157	Schmaltz, David G.	Reg. No. 39,828
7	DiPietro, Mark J.	Reg. No. 28,707	Schuman, Mark D.	Reg. No. 31,197
ij	Edell, Robert T.	Reg. No. 20,187	Schumann, Michael D.	Reg. No. 30,422
, ,	Epp Ryan, Sandra	Reg. No. 39,667	Scull, Timothy B.	Reg. No. 42,137
;=	Glance, Robert J.	Reg. No. 40,629	Sebald, Gregory A.	Reg. No. 33,280
12 12 12		Reg. No. 44,125	Skoog, Mark T.	Reg. No. 40,178
, a		Reg. No. 26.896	Spellman, Steven J.	Reg. No. 45,124
		Reg. No. 38,472	Stoll-DeBell, Kirstin L.	Reg. No. 43,164
0.18.00.	Gould, John D.	Reg. No. 18,223	Sumner, John P.	Reg. No. 29,114
	Oregson, Richard	Reg. No. 41,804	Swenson, Erik G.	Reg. No. 45,147
73 :		Reg. No. 33,112	Tellekson, David K.	Reg. No. 32,314
ļ=	Hamer, Samuel A.	Reg. No. P-46,754	Trembath, Jon R.	Reg. No. 38,344
2	Hamre, Curtis B.	Reg. No. 29,165	Underhill, Albert L.	Reg. No. 27,403
Ť	Harrison, Kevin C.	Reg. No.P-46,759	Vandenburgh, J. Derek	Reg. No. 32,179
3	Hertzberg, Brett A.	Reg. No. 42,660	Wahl, John R.	Reg. No. 33,044
Ē	Hillson, Randall A.	Reg. No. 31,838	Weaver, Karrie G.	Reg. No. 43,245
	Holzer, Jr., Richard J.	Reg. No. 42,668.	Welter, Paul A.	Reg. No. 20,890
-	Johnston, Scott W.	Reg. No. 39,721	Whipps, Brian	Reg. No. 43,261
	Kadievitch, Natalie D.	Reg. No. 34,196	Wickhem, J. Scot	Reg. No. 41,376
	Karjeker, Shaukat	Reg. No. 34,049	Williams, Douglas J.	Reg. No. 27,054
	Kastelic, Joseph M.	Reg. No. 37,160	Witt, Jonelle	Reg. No. 41,980
	Kettelberger, Denise	Reg. No. 33,924.	Wu, Tong	Reg. No. 43,361
	Keys, Jeramie J.	Reg. No. 42,724	Xu, Min S.	Reg. No. 39,536
	Knearl, Homer L.	Reg. No. 21,197	Zeuli, Anthony R.	Reg. No. 45,255

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/ organization who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Merchant & Gould P.C. to the contrary.

Please direct all correspondence in this case to Merchant & Gould P.C. at the address indicated below:

Merchant & Gould P.C.
P.O. Box 2903

Minneapolis, MN 55402-0903

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

	3 /	\				
1 . 1	Full Name	Family Name	First Given Name		Second Given Name	
2	Of Inventor \(\bigcup \)	USAKIYAMA	Shiro		,	
⅓ ⊦						
0	Residence	City	State or Foreign Country		Country of Citizenship	
	& Citizenship	Osaka Sf	Japan		Japan	
1	Post Office	Post Office Address			State & Zip Code/Country	
	Address	Room 101, Yamaichioowada-Haitsu, 20-20, Kamin	oguchi-cho, Kadoma-shi		Osaka 571-0070/JAPAN	
Signa	ture of Inventor 20	1:		Date:	0.4	
		Shiro Sakiyama			October 18, 2000	
	Full Name A	Family Name	First Given Name		Second Given Name	
1 2	Of Inventor	KINOSHITA.	Masayoshi			
	α					
	Residence	City	State or Foreign Country		Country of Citizenship	
1	& Citizenship	Osaka	Japan_		Japan	
₂	Post Office	Post Office Address			State & Zip Code/Country	
-	Address	7-4-2, Kourigaoka, Hirakata-shi			Osaka 573-0084/JAPAN	
Signa	iture of Inventor 20		1	Date:	t and the second	
Signa	ICUAC OF THACHING TO	^{2:} Masayoshi Kinosh	ita		October 18,2000	
	E-II Nove	,	First Given Name		Second Given Name	
8 II - I	Full Name	YFamily Name KAJIWARA			Second Given Name	
2	Of Inventor	J.KAJIWAKA	Jun			
					a contract	
0	Residence	City	State or Foreign Country		Country of Citizenship	
3	& Citizenship	Kyoto SPA	Japan,		Japan	
3	Post Office	Post Office Address			State & Zip Code/Country	
	Address	138-8-A-104, Hazukashi-Shimizu-cho, Fushimi-ku	, Kyoto-shi		Kyoto 612-8485/JAPAN	
Signa	iture of Inventor 20	13: Jun Kajiwara		Date:	October 18, 2000	
<u>.</u>	1				1	
	Full Name	/Family Name	First Given Name		Second Given Name	
[Of Inventor	YAMAMOTO	Hiroo			
i						
0	Residence	City	State or Foreign Country		Country of Citizenship	
·	& Citizenship	Osaka Ty	Japan		Japan	
4	Post Office	Office Post Office Address			State & Zip Code/Country	
	Address Room 203, Ma-Mezon-YC, 5-21, Tondagaoka-machi, Takatsuki-shi				Osaka 569-1145/JAPAN	
Signa	Signature of Inventor 204: / Date:				011	
		Hiroo lamamoto			Ictober Zo, 2000	
	Full Name	Family Name	First Given Name		Second Given Name	
2	Of Inventor	SATOMI	Katsuji-			
0	Residence	City —717	State or Foreign Country		Country of Citizenship	
	& Citizenship	Osaka	Japan		Japan	
5	Post Office Post Office Address Address 4-11-2, Nakamiya, Asahi-ku, Osaka-shi				State & Zip Code/Country	
3					Osaka 535-0003/JAPAN	
Signa	ature of Inventor 20			Date:	October 18, 2000	
	Valouty valout					

§ 1.56 Duty to disclose information material to patentability.

Je Hing HT B

18 |as &

; ; ; ; ; ; claim;

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and
 - (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application:
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.